

W130

Spread Spectrum Desktop/Notebook System Clock

Features


 Maximized EMI suppression using Cypress's Spread Spectrum technology

CYPRESS

- Six copies of CPU Clock
- Eight copies of PCI Clock (synchronous w/CPU clock)
- Two copies of 14.318-MHz IOAPIC Clock
- Two copies of 48-MHz USB Clock
- Three buffered copies of 14.318-MHz reference input
- Input is a 14.318-MHz XTAL or reference signal
- Selectable 100-MHz or 66-MHz CPU Clocks
- · Power management control input pins
- · Test mode and output three-state capability

Key Specifications

Supply Voltages:	$V_{DDQ3} = 3.3V \pm 5\%$ $V_{DDQ2} = 2.5V \pm 5\%$
CPU Clock Jitter:	0002



CPU0:5 Clock Skew:	175 ps
PCL F PCI1:7 Clock Skew:	500 ns


PCI_F, PCI17 Clock Skew:	500 ps
CPU to PCI Clock Skew: 1.5 to 4.0 ns (CP	U Leads)

Logic inputs have 250-k Ω pull-up resistors except SEL100/66#.

Table 1. Pin Selectable Frequency

SEL 100/66#	SEL1	SEL0	CPU	PCI	SPREAD#=0
0	0	0	HI-Z	HI-Z	Don't Care
0	0	1	66.6	33.3	±0.9% Center
0	1	0	66.6	33.3	–1% Down
0	1	1	66.6	33.3	–0.5% Down
1	0	0	X1/2	X1/6	Don't Care
1	0	1	100	33.3	±0.9% Center
1	1	0	100	33.3	–1% Down
1	1	1	100	33.3	–0.5% Down







Pin Definitions

Pin Name	Pin No.	Pin Type	Pin Description
CPU0:5	42, 41, 40, 39, 36, 35	0	CPU Clock Outputs 0 through 5: These six CPU clock outputs are controlled by the CPU_STOP# control pin. Output voltage swing is controlled by voltage applied to VDDQ2.
PCI1:7	8, 10, 11, 13, 14, 16, 17	0	PCI Bus Clock Outputs 1 through 7: These seven PCI clock outputs are controlled by the PCI_STOP# control pin. Output voltage swing is controlled by voltage applied to VDDQ3.
PCI_F	7	0	<i>Fixed PCI Clock Output:</i> Unlike PCI1:7 outputs, this output is not controlled by the PCI_STOP# control pin. Output voltage swing is controlled by voltage applied to VDDQ3.
CPU_STOP#	30	I	CPU_STOP# Input: When brought LOW, clock outputs CPU0:5 are stopped LOW after completing a full clock cycle (2–3 CPU clock latency). When brought HIGH, clock outputs CPU0:5 start beginning with a full clock cycle (2–3 CPU clock latency).
PCI_STOP#	31	I	PCI_STOP# Input: The PCI_STOP# input enables the PCI 1:7 outputs when HIGH and causes them to remain at logic 0 when LOW. The PCI_STOP signal is latched on the rising edge of PCI_F. Its effects take place on the next PCI_F clock cycle.
SPREAD#	28	I	SPREAD# Input: When brought LOW this pin activates Spread Spectrum clocking.
APIC0:1	45, 44	0	I/O APIC Clock Outputs: Provides 14.318-MHz fixed frequency. The output voltage swing is controlled by VDDQ2.
48MHz	22, 23	0	48-MHz Outputs: Fixed clock outputs at 48 MHz. Output voltage swing is controlled by voltage applied to VDDQ3.
REF0:2	1, 2, 47	0	<i>Fixed 14.318-MHz Outputs 0 through 2:</i> Used for various system applications. Output voltage swing is controlled by voltage applied to VDDQ3.
SEL100/66# SEL1, SEL0	25, 26, 27	I	Frequency Selection Input: Selects power-up default CPU clock frequency as shown in Table 1 on page 1.
X1	4	I	Crystal Connection or External Reference Frequency Input: Connect to either a 14.318-MHz crystal or reference signal.
X2	5	I	<i>Crystal Connection:</i> An input connection for an external 14.318-MHz crystal. If using an external reference, this pin must be left unconnected.
PWR_DWN#	29	I	Power Down Control: When this input is LOW, device goes into a low-power con- dition. All outputs are held LOW while in power-down. CPU and PCI clock outputs are stopped LOW after completing a full clock cycle (2–3 CPU clock cycle latency). When brought HIGH, CPU, SDRAM and PCI outputs start with a full clock cycle at full operating frequency (3 ms maximum latency).
VDDQ3	9, 15, 19, 21, 33, 48	Р	Power Connection: Power supply for core logic, PLL circuitry, PCI output buffers, reference output buffers, and 48-MHz output buffers. Connected to 3.3V supply.
VDDQ2	37,43,46	Р	<i>Power Connection:</i> Power supply for APIC0:1and CPU0:5 output buffers. Connected to 2.5V supply.
GND	3, 6, 12, 18, 20, 24, 32, 34, 38	G	<i>Ground Connection:</i> Connect all ground pins to the common system ground plane.



Spread Spectrum Clocking

The device generates a clock that is frequency modulated in order to increase the bandwidth that it occupies. By increasing the bandwidth of the fundamental and its harmonics, the amplitudes of the radiated electromagnetic emissions are reduced. This effect is depicted in *Figure 1*.

As shown in *Figure 1*, a harmonic of a modulated clock has a much lower amplitude than that of an unmodulated signal. The reduction in amplitude is dependent on the harmonic number and the frequency deviation or spread. The equation for the reduction is:

 $dB = 6.5 + 9*log_{10}(P) + 9*log_{10}(F)$

Where P is the percentage of deviation and F is the frequency in MHz where the reduction is measured.

The output clock is modulated with a waveform depicted in *Figure 2*. This waveform, as discussed in "Spread Spectrum Clock Generation for the Reduction of Radiated Emissions" by Bush, Fessler, and Hardin produces the maximum reduction in the amplitude of radiated electromagnetic emissions. The deviation selected for this chip is -0.5%, $\pm 0.9\%$, or -1.0% of the selected frequency. *Figure 2* details the Cypress spreading pattern. Cypress does offer options with more spread and greater EMI reduction. Contact your local Sales representative for details on these devices.

Spread Spectrum clocking is activated or deactivated by SPREAD# input (pin 28).




Figure 1. Clock Harmonic with and without SSCG Modulation Frequency Domain Representation




Figure 2. Typical Modulation Profile



Absolute Maximum Ratings

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Parameter	Description	Rating	Unit
V _{DD} , V _{IN}	Voltage on any pin with respect to GND	-0.5 to +7.0	V
T _{STG}	Storage Temperature	-65 to +150	°C
T _A	Operating Temperature	0 to +70	°C
Τ _B	Ambient Temperature under Bias	-55 to +125	°C
ESD _{PROT}	Input ESD Protection	2 (min.)	kV

DC Electrical Characteristics: $T_A = 0^{\circ}C$ to +70°C, $V_{DDQ3} = 3.3V\pm5\%$, $V_{DDQ2} = 2.5V\pm5\%$

Parameter	Descri	ption	Test Condition	Min.	Тур.	Max.	Unit
Supply Cur	rent			•		•	
I _{DDQ3}	3.3V Supply Current		CPU0:5 = 100 MHz Outputs Loaded ^[1]		95		mA
I _{DDQ2}	2.5V Supply Current		CPU0:5 = 100 MHz Outputs Loaded ^[1]		75		mA
Logic Input	ts						
V _{IL}	Input Low Voltage			GND – 0.3		0.8	V
V _{IH}	Input High Voltage			2.0		V _{DD} + 0.3	V
IIL	Input Low Current ^[2]					-25	μA
I _{IH}	Input High Current ^[2]					10	μA
IIL	Input Low Current (SEL1	00/66#)				-5	μA
I _{IH}	Input High Current (SEL	100/66#)				5	μA
Clock Outp	outs						
V _{OL}	Output Low Voltage		I _{OL} = 1 mA			50	mV
V _{OH}	Output High Voltage		I _{OH} = -1 mA	3.1			V
V _{OH}	Output High Voltage	CPU0:5, APIC0:1	I _{OH} = -1 mA	2.2			V
I _{OL}	Output Low Current	CPU0:5	V _{OL} = 1.25V	27	57	97	mA
		PCI_F, PCI1:7	V _{OL} = 1.5V	20.5	53	139	mA
		APIC0:1	V _{OL} = 1.25V	40	85	140	mA
		REF0:2	V _{OL} = 1.5V	25	37	76	mA
		48MHz	V _{OL} = 1.5V	25	37	76	mA
I _{OH}	Output High Current	CPU0:5	V _{OL} = 1.25V	25	55	97	mA
		PCI_F, PCI1:7	V _{OL} = 1.5V	31	55	189	mA
		IOAPIC	V _{OL} = 1.25V	40	87	155	mA
		REF0:2	V _{OL} = 1.5V	27	44	94	mA
		48MHz	V _{OL} = 1.5V	27	44	94	mA

Notes:

1. 2.

All clock outputs loaded with 6" 60Ω transmission lines with 22-pF capacitors. W130 logic inputs have internal pull-up devices, except SEL100/66# (pull-ups not full CMOS level).



DC Electrical Characteristics: $T_A = 0^{\circ}C$ to +70°C, $V_{DDQ3} = 3.3V \pm 5\%$, $V_{DDQ2} = 2.5V \pm 5\%$ (continued)

Parameter	Description	Test Condition	Min.	Тур.	Max.	Unit
Crystal Oso	cillator					-4
V _{TH}	X1 Input Threshold Voltage ^[3]	V _{DDQ3} = 3.3V		1.65		V
C _{LOAD}	Load Capacitance, as seen by External Crystal ^[4]			14		pF
C _{IN,X1}	X1 Input Capacitance ^[5]	Pin X2 unconnected		28		pF
Pin Capacit	tance/Inductance	•				-
C _{IN}	Input Pin Capacitance	Except X1 and X2			5	pF
C _{OUT}	Output Pin Capacitance				6	pF
L _{IN}	Input Pin Inductance				7	nH

Notes:

3. X1 input threshold voltage (typical) is $V_{DD}/2$.

The W130 contains an internal crystal load capacitor between pin X1 and ground and another between pin X2 and ground. Total load placed on crystal is 14 pF; this includes typical stray capacitance of short PCB traces to crystal. X1 input capacitance is applicable when driving X1 with an external clock source (X2 is left unconnected). 4.

5.

AC Electrical Characteristics

$T_A = 0^{\circ}C$ to +70°C, $V_{DDQ3} = 3.3V \pm 5\%$, $V_{DDQ2} = 2.5V \pm 5\%$, $f_{XTL} = 14.31818$ MHz

AC clock parameters are tested and guaranteed over stated operating conditions using the stated lump capacitive load at the clock output; Spread Spectrum clocking is disabled.

			CPU = 66.6 MHz		CPU = 100 MHz				
Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
t _P	Period	Measured on rising edge at 1.25V	15		15.5	10		10.5	ns
t _H	High Time	Duration of clock cycle above 2.0V	5.2			3.0			ns
tL	Low Time	Duration of clock cycle below 0.4V	5.0			2.8			ns
t _R	Output Rise Edge Rate	Measured from 0.4V to 2.0V	1		4	1		4	V/ns
t _F	Output Fall Edge Rate	Measured from 2.0V to 0.4V	1		4	1		4	V/ns
t _D	Duty Cycle	Measured on rising and falling edge at 1.25V	45		55	45		55	%
t _{JC}	Jitter, Cycle-to-Cycle	Measured on rising edge at 1.25V. Max- imum difference of cycle time between two adjacent cycles.			200			200	ps
t _{SK}	Output Skew	Measured on rising edge at 1.25V			175			175	ps
f _{ST}	Frequency Stabiliza- tion from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3			3	ms
Z _o	AC Output Impedance	Average value during switching transi- tion. Used for determining series termi- nation value.		15			15		Ω

CPU Clock Outputs, CPU0:5 (Lump Capacitance Test Load = 20 pF)



PCI Clock Outputs, PCI1:7 and PCI_F (Lump Capacitance Test Load = 30 pF

			CPU = 66.6/100 MHz		00 MHz	
Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Unit
t _P	Period	Measured on rising edge at 1.5V	30			ns
t _H	High Time	Duration of clock cycle above 2.4V	12			ns
tL	Low Time	Duration of clock cycle below 0.4V	12			ns
t _R	Output Rise Edge Rate	Measured from 0.4V to 2.4V	1		4	V/ns
t _F	Output Fall Edge Rate	Measured from 2.4V to 0.4V	1		4	V/ns
t _D	Duty Cycle	Measured on rising and falling edge at 1.5V	45		55	%
t _{JC}	Jitter, Cycle-to-Cycle	Measured on rising edge at 1.5V. Maximum difference of cycle time between two adjacent cycles.			250	ps
t _{SK}	Output Skew	Measured on rising edge at 1.5V			500	ps
t _O	CPU to PCI Clock Skew	Covers all CPU/PCI outputs. Measured on rising edge at 1.5V. CPU leads PCI output.	1.5		4	ns
f _{ST}	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3	ms
Z _o	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		30		Ω

APIC0:1 Clock Output (Lump Capacitance Test Load = 20 pF)

			CPU = 66.6/100MHz			
Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Unit
f	Frequency, Actual	Frequency generated by crystal oscillator		14.31818		MHz
t _R	Output Rise Edge Rate	Measured from 0.4V to 2.0V	1		4	V/ns
t _F	Output Fall Edge Rate	Measured from 2.0V to 0.4V	1		4	V/ns
t _D	Duty Cycle	Measured on rising and falling edge at 1.25V	45		55	%
f _{ST}	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			1.5	ms
Z _o	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		15		Ω

REF0:2 Clock Output (Lump Capacitance Test Load = 20 pF)

			CPU = 66.6/100 MHz			
Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Unit
f	Frequency, Actual	Frequency generated by crystal oscillator	14.318		MHz	
t _R	Output Rise Edge Rate	Measured from 0.4V to 2.4V	0.5		2	V/ns
t _F	Output Fall Edge Rate	Measured from 2.4V to 0.4V	0.5		2	V/ns
t _D	Duty Cycle	Measured on rising and falling edge at 1.5V	45		55	%
f _{ST}	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3	ms
Z _o	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		40		Ω



48-MHz Clock Output (Lump Capacitance Test Load = 20 pF)

			CPU = 66.6/100 MHz			
Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Unit
f	Frequency, Actual	Determined by PLL divider ratio (see m/n below)	48.008		MHz	
f _D	Deviation from 48 MHz	(48.008 - 48)/48		+167		ppm
m/n	PLL Ratio	(14.31818 MHz x 57/17 = 48.008 MHz)		57/17		
t _R	Output Rise Edge Rate	Measured from 0.4V to 2.4V	0.5		2	V/ns
t _F	Output Fall Edge Rate	Measured from 2.4V to 0.4V			2	V/ns
t _D	Duty Cycle	Measured on rising and falling edge at 1.5V			55	%
f _{ST}	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to fre- quency stabilization.			3	ms
Z _o	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		40		Ω

Ordering Information


Ordering Code	Package Name	Package Type
W130	Н	48-pin SSOP (300 mils)

Document #: 38-00851



PRELIMINARY

Package Diagram



48-Pin Small Shrink Outline Package (SSOP, 300 mils)

Summary of nominal dimensions in inches:

Body Width: 0.296 Lead Pitch: 0.025 Body Length: 0.625 Body Height: 0.102

		IVIIIN.		IVIAA.		ALIONO	IVIIIN.	
[Α	.095	.102	.110		AA	.620	.625
Ī	A,	.008	.012	.016		AB	.720	.725
[A,	.088	.090	.092				
[b	.008	.010	.0135			TUIO	T (D) E
	b	.008	.010	.012			THIS	TABLE
[С	.005	-	.010				
[C1	.005	.006	.0085				
	D	SEE VARIATIONS			4			
[Е	.292	.296	.299				
	е	.025 BSC						
	Н	.400	.406	.410				
[h	.010	.013	.016				
	L	.024	.032	.040	6			
	N	N SEE VARIATIONS						
	X	.085	.093	.100	10			
Ī	œ	0°	5°	8°				
	s Y					NOTE		4
	M R				۰.	VARI-		D

0.216

0.41 IATIONS

2 54

36

6 10

		NULE		4		0	
	۱ ₀	VARI-	D			N	
λX .	'ε	ATIONS	MIN.	NOM.	MAX.		
9		AA	15.75	15.88	16.00	48	
1		AB	18.29	18.42	18.54	56	
4							

THIS TABLE IN MILLIMETERS

© Cypress Semiconductor Corporation, 1999. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.

0.20

0.20

7.42